INTRODUCTION
Wireless sensor network (WSN) is an application with a highly-demanded since the existence of a wireless generation which is often used in communication technology. In general the WSN is a self-organizing network that contains a large number of sensors which is designed for collecting, processing and transmitting data. The WSN usually applied in the different fields such as military affairs, healthcare, environmental science, industrial monitoring and so on. Fig. 1 shows the architecture of WSN that consist of RF transceiver and baseband processor. The RF transceiver has been assembled with low noise amplifier (LNA), power amplifier (PA), mixer, low pass filter (LPF) and voltage control oscillator (VCO) [1] . Mixer is a most significant circuit block in RF transceiver where it function to transfer the signal frequency to a higher or lower spectrum that generated by the multiplication of two signals [2] . Down-conversion mixer is one type of active mixer that deployed in the WSN architecture which converts a radio frequency (RF) signal that amplified by the LNA into an intermediate frequency (IF) through the multiplication of a local oscillator (LO) signal as depicted in Fig. 2 . From the previous work [3] [4] [5] [6] [7] , there are several important performances parameters that required in designing a low power and high linearity CMOS mixer likes conversion gain, noise figure (NF), mixer linearity such as input 1-dB compression point (P1dB) and input third order intercept point (IIP3), and also power consumption [8] . 
II. MIXER THEORIES

A. Conversion gain (CG)
The conversion gain is defined as a ratio of the root means square (r. 
B. Linearity
The linearity of mixer can be determined by two important parameters such as follows.
1) 1dB Compression Point
Normally, an amplifier at low level input power can maintain a constant gain. However, the amplifier's gain decreases at higher input power and its goes into saturation region. Therefore, the 1 dB compression point is defined as the power level that causes the gain to drop about 1 dB from its small signal level as illustrated in Fig. 3 . 
2) Third Order Intercepts Point
The third order intercepts point or acronym with IIP3 is an intersection point from the extension of two curves that plot by the output power of two different input signals. Fig. 3 determined the obtaining of IIP3 [9] .
C. Noise Figure
Noise 
IV. SIMULATION RESULTS
The performances of the proposed mixer circuit have been simulated in Cadence SpectreRF using CMOS 0.13-µm Silterra technology. The parasitic effects from the capacitors, resistors and spiral inductors were taken into consideration during simulation. The proposed core mixer consumes the total current of 0.87 mA at 1.8 V supply voltage.
The down-conversion mixer at 2.4 GHz input signal will down convert to the IF output signal of 100 MHz through a 2.3 GHz LO signal. Fig. 5 shows the simulated conversion gain (CG) versus LO power. It can be seen that the mixer can provide the highest gain of 8.9 dB when the input power between -10 dBm to 5 dBm is varied. Note that the linearity of the switching transistor pairs can deteriorate if too much LO power is used. Therefore, the LO input power of -4 dBm is chosen to achieve a tradeoff between CG and LO power. From Fig. 5 , the CG of 8.6 dB is obtained at -4 dBm LO input power. The CG is optimized using load resistor of R1 and R2 and the transconductance of M1 and M2. The increasing value of R1 and R2 and the sizing of M1 and M2 will increase the value of CG, however the power consumption also will be increased. Therefore, there are trade off between the CG and the power consumption. The linearity performances are measured by P1dB compression point and third order intercept point (IIP3). Fig.  6 depicts the P1dB compression point of -10 dBm is achieved at LO power of -4 dBm. Further, the performance of IIP3 has been performed based on two tone test. Fig. 7 shows the simulated result of IIP3. The separation of 10 MHz is choose at 2.40 GHz and 2.41 GHz input frequency with RF input power and LO power is applied at -20 dBm and -4 dBm, respectively. The IIP3 of 0 dBm is achieved at -10 dBm output power as can be seen in Fig. 7 . The performance of NF from 0 to 120 MHz is shown in Fig. 8 . The NF of 5.2 dB is obtained at IF 100 MHz. Finally, Fig. 9 shows the proposed mixer layout. The total die area including the pads is 1.13 mm 2 . The fabrication process will take place in the near future. The proposed mixer performance is compared with the previously published works as shown in Table 1 . From Table 1 , [11] obtains the lowest power consumption, however the linearity and noise figure are quite high. Meanwhile, [12] and [13] achieves good CG with low linearity and high power consumption. Therefore, the proposed 2.4 GHz CMOS mixer can achieve the lowers noise figure; high linearity and lower power consumption with other performances are comparable.
IV. CONCLUSIONS
The design and simulation of 2.4 GHz down-conversion CMOS mixer with a Gilbert-cell double balanced mixer for wireless sensor network is presented. The proposed mixer with integrated input matching and low pass filter is employed using 0.13-µm process. The proposed mixer obtains the lowest NF of 5.12 dB with 1.57 mW power consumption at 1.8 V supply voltage. Moreover, the CG of l 8.6 dB and IIP3 of 0 dBm is obtained. The proposed mixer is suitable for wireless sensor network applications. 
